| Server IP : 172.67.216.182 / Your IP : 172.68.164.15 Web Server : Apache System : Linux krdc-ubuntu-s-2vcpu-4gb-amd-blr1-01.localdomain 5.15.0-142-generic #152-Ubuntu SMP Mon May 19 10:54:31 UTC 2025 x86_64 User : www ( 1000) PHP Version : 7.4.33 Disable Function : passthru,exec,system,putenv,chroot,chgrp,chown,shell_exec,popen,proc_open,pcntl_exec,ini_alter,ini_restore,dl,openlog,syslog,readlink,symlink,popepassthru,pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,imap_open,apache_setenv MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/src/linux-headers-5.15.0-143/include/dt-bindings/dma/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0-only */ /* * This header provides macros for X2000 DMA bindings. * * Copyright (c) 2020 周琰杰 (Zhou Yanjie) <[email protected]> */ #ifndef __DT_BINDINGS_DMA_X2000_DMA_H__ #define __DT_BINDINGS_DMA_X2000_DMA_H__ /* * Request type numbers for the X2000 DMA controller (written to the DRTn * register for the channel). */ #define X2000_DMA_AUTO 0x8 #define X2000_DMA_UART5_TX 0xa #define X2000_DMA_UART5_RX 0xb #define X2000_DMA_UART4_TX 0xc #define X2000_DMA_UART4_RX 0xd #define X2000_DMA_UART3_TX 0xe #define X2000_DMA_UART3_RX 0xf #define X2000_DMA_UART2_TX 0x10 #define X2000_DMA_UART2_RX 0x11 #define X2000_DMA_UART1_TX 0x12 #define X2000_DMA_UART1_RX 0x13 #define X2000_DMA_UART0_TX 0x14 #define X2000_DMA_UART0_RX 0x15 #define X2000_DMA_SSI0_TX 0x16 #define X2000_DMA_SSI0_RX 0x17 #define X2000_DMA_SSI1_TX 0x18 #define X2000_DMA_SSI1_RX 0x19 #define X2000_DMA_I2C0_TX 0x24 #define X2000_DMA_I2C0_RX 0x25 #define X2000_DMA_I2C1_TX 0x26 #define X2000_DMA_I2C1_RX 0x27 #define X2000_DMA_I2C2_TX 0x28 #define X2000_DMA_I2C2_RX 0x29 #define X2000_DMA_I2C3_TX 0x2a #define X2000_DMA_I2C3_RX 0x2b #define X2000_DMA_I2C4_TX 0x2c #define X2000_DMA_I2C4_RX 0x2d #define X2000_DMA_I2C5_TX 0x2e #define X2000_DMA_I2C5_RX 0x2f #define X2000_DMA_UART6_TX 0x30 #define X2000_DMA_UART6_RX 0x31 #define X2000_DMA_UART7_TX 0x32 #define X2000_DMA_UART7_RX 0x33 #define X2000_DMA_UART8_TX 0x34 #define X2000_DMA_UART8_RX 0x35 #define X2000_DMA_UART9_TX 0x36 #define X2000_DMA_UART9_RX 0x37 #define X2000_DMA_SADC_RX 0x38 #endif /* __DT_BINDINGS_DMA_X2000_DMA_H__ */