| Server IP : 172.67.216.182 / Your IP : 162.158.106.7 Web Server : Apache System : Linux krdc-ubuntu-s-2vcpu-4gb-amd-blr1-01.localdomain 5.15.0-142-generic #152-Ubuntu SMP Mon May 19 10:54:31 UTC 2025 x86_64 User : www ( 1000) PHP Version : 7.4.33 Disable Function : passthru,exec,system,putenv,chroot,chgrp,chown,shell_exec,popen,proc_open,pcntl_exec,ini_alter,ini_restore,dl,openlog,syslog,readlink,symlink,popepassthru,pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,imap_open,apache_setenv MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/lib/modules/5.15.0-142-generic/build/include/dt-bindings/clock/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 */ /* * Copyright (c) 2018-2020, The Linux Foundation. All rights reserved. */ #ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SM8250_H #define _DT_BINDINGS_CLK_QCOM_DISP_CC_SM8250_H /* DISP_CC clock registers */ #define DISP_CC_MDSS_AHB_CLK 0 #define DISP_CC_MDSS_AHB_CLK_SRC 1 #define DISP_CC_MDSS_BYTE0_CLK 2 #define DISP_CC_MDSS_BYTE0_CLK_SRC 3 #define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 4 #define DISP_CC_MDSS_BYTE0_INTF_CLK 5 #define DISP_CC_MDSS_BYTE1_CLK 6 #define DISP_CC_MDSS_BYTE1_CLK_SRC 7 #define DISP_CC_MDSS_BYTE1_DIV_CLK_SRC 8 #define DISP_CC_MDSS_BYTE1_INTF_CLK 9 #define DISP_CC_MDSS_DP_AUX1_CLK 10 #define DISP_CC_MDSS_DP_AUX1_CLK_SRC 11 #define DISP_CC_MDSS_DP_AUX_CLK 12 #define DISP_CC_MDSS_DP_AUX_CLK_SRC 13 #define DISP_CC_MDSS_DP_LINK1_CLK 14 #define DISP_CC_MDSS_DP_LINK1_CLK_SRC 15 #define DISP_CC_MDSS_DP_LINK1_DIV_CLK_SRC 16 #define DISP_CC_MDSS_DP_LINK1_INTF_CLK 17 #define DISP_CC_MDSS_DP_LINK_CLK 18 #define DISP_CC_MDSS_DP_LINK_CLK_SRC 19 #define DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC 20 #define DISP_CC_MDSS_DP_LINK_INTF_CLK 21 #define DISP_CC_MDSS_DP_PIXEL1_CLK 22 #define DISP_CC_MDSS_DP_PIXEL1_CLK_SRC 23 #define DISP_CC_MDSS_DP_PIXEL2_CLK 24 #define DISP_CC_MDSS_DP_PIXEL2_CLK_SRC 25 #define DISP_CC_MDSS_DP_PIXEL_CLK 26 #define DISP_CC_MDSS_DP_PIXEL_CLK_SRC 27 #define DISP_CC_MDSS_ESC0_CLK 28 #define DISP_CC_MDSS_ESC0_CLK_SRC 29 #define DISP_CC_MDSS_ESC1_CLK 30 #define DISP_CC_MDSS_ESC1_CLK_SRC 31 #define DISP_CC_MDSS_MDP_CLK 32 #define DISP_CC_MDSS_MDP_CLK_SRC 33 #define DISP_CC_MDSS_MDP_LUT_CLK 34 #define DISP_CC_MDSS_NON_GDSC_AHB_CLK 35 #define DISP_CC_MDSS_PCLK0_CLK 36 #define DISP_CC_MDSS_PCLK0_CLK_SRC 37 #define DISP_CC_MDSS_PCLK1_CLK 38 #define DISP_CC_MDSS_PCLK1_CLK_SRC 39 #define DISP_CC_MDSS_ROT_CLK 40 #define DISP_CC_MDSS_ROT_CLK_SRC 41 #define DISP_CC_MDSS_RSCC_AHB_CLK 42 #define DISP_CC_MDSS_RSCC_VSYNC_CLK 43 #define DISP_CC_MDSS_VSYNC_CLK 44 #define DISP_CC_MDSS_VSYNC_CLK_SRC 45 #define DISP_CC_PLL0 46 #define DISP_CC_PLL1 47 #define DISP_CC_MDSS_EDP_AUX_CLK 48 #define DISP_CC_MDSS_EDP_AUX_CLK_SRC 49 #define DISP_CC_MDSS_EDP_GTC_CLK 50 #define DISP_CC_MDSS_EDP_GTC_CLK_SRC 51 #define DISP_CC_MDSS_EDP_LINK_CLK 52 #define DISP_CC_MDSS_EDP_LINK_CLK_SRC 53 #define DISP_CC_MDSS_EDP_LINK_INTF_CLK 54 #define DISP_CC_MDSS_EDP_PIXEL_CLK 55 #define DISP_CC_MDSS_EDP_PIXEL_CLK_SRC 56 /* DISP_CC Reset */ #define DISP_CC_MDSS_CORE_BCR 0 #define DISP_CC_MDSS_RSCC_BCR 1 /* DISP_CC GDSCR */ #define MDSS_GDSC 0 #endif