Server IP : 104.21.38.3 / Your IP : 162.158.190.87 Web Server : Apache System : Linux krdc-ubuntu-s-2vcpu-4gb-amd-blr1-01.localdomain 5.15.0-142-generic #152-Ubuntu SMP Mon May 19 10:54:31 UTC 2025 x86_64 User : www ( 1000) PHP Version : 7.4.33 Disable Function : passthru,exec,system,putenv,chroot,chgrp,chown,shell_exec,popen,proc_open,pcntl_exec,ini_alter,ini_restore,dl,openlog,syslog,readlink,symlink,popepassthru,pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,imap_open,apache_setenv MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/src/linux-headers-5.15.0-142/arch/mips/include/asm/mach-ath79/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0-only */ /* * Atheros AR71XX/AR724X/AR913X common definitions * * Copyright (C) 2008-2011 Gabor Juhos <[email protected]> * Copyright (C) 2008 Imre Kaloz <[email protected]> * * Parts of this file are based on Atheros' 2.6.15 BSP */ #ifndef __ASM_MACH_ATH79_H #define __ASM_MACH_ATH79_H #include <linux/types.h> #include <linux/io.h> enum ath79_soc_type { ATH79_SOC_UNKNOWN, ATH79_SOC_AR7130, ATH79_SOC_AR7141, ATH79_SOC_AR7161, ATH79_SOC_AR7240, ATH79_SOC_AR7241, ATH79_SOC_AR7242, ATH79_SOC_AR9130, ATH79_SOC_AR9132, ATH79_SOC_AR9330, ATH79_SOC_AR9331, ATH79_SOC_AR9341, ATH79_SOC_AR9342, ATH79_SOC_AR9344, ATH79_SOC_QCA9533, ATH79_SOC_QCA9556, ATH79_SOC_QCA9558, ATH79_SOC_TP9343, ATH79_SOC_QCA956X, }; extern enum ath79_soc_type ath79_soc; extern unsigned int ath79_soc_rev; static inline int soc_is_ar71xx(void) { return (ath79_soc == ATH79_SOC_AR7130 || ath79_soc == ATH79_SOC_AR7141 || ath79_soc == ATH79_SOC_AR7161); } static inline int soc_is_ar724x(void) { return (ath79_soc == ATH79_SOC_AR7240 || ath79_soc == ATH79_SOC_AR7241 || ath79_soc == ATH79_SOC_AR7242); } static inline int soc_is_ar7240(void) { return (ath79_soc == ATH79_SOC_AR7240); } static inline int soc_is_ar7241(void) { return (ath79_soc == ATH79_SOC_AR7241); } static inline int soc_is_ar7242(void) { return (ath79_soc == ATH79_SOC_AR7242); } static inline int soc_is_ar913x(void) { return (ath79_soc == ATH79_SOC_AR9130 || ath79_soc == ATH79_SOC_AR9132); } static inline int soc_is_ar933x(void) { return (ath79_soc == ATH79_SOC_AR9330 || ath79_soc == ATH79_SOC_AR9331); } static inline int soc_is_ar9341(void) { return (ath79_soc == ATH79_SOC_AR9341); } static inline int soc_is_ar9342(void) { return (ath79_soc == ATH79_SOC_AR9342); } static inline int soc_is_ar9344(void) { return (ath79_soc == ATH79_SOC_AR9344); } static inline int soc_is_ar934x(void) { return soc_is_ar9341() || soc_is_ar9342() || soc_is_ar9344(); } static inline int soc_is_qca9533(void) { return ath79_soc == ATH79_SOC_QCA9533; } static inline int soc_is_qca953x(void) { return soc_is_qca9533(); } static inline int soc_is_qca9556(void) { return ath79_soc == ATH79_SOC_QCA9556; } static inline int soc_is_qca9558(void) { return ath79_soc == ATH79_SOC_QCA9558; } static inline int soc_is_qca955x(void) { return soc_is_qca9556() || soc_is_qca9558(); } static inline int soc_is_tp9343(void) { return ath79_soc == ATH79_SOC_TP9343; } static inline int soc_is_qca9561(void) { return ath79_soc == ATH79_SOC_QCA956X; } static inline int soc_is_qca9563(void) { return ath79_soc == ATH79_SOC_QCA956X; } static inline int soc_is_qca956x(void) { return soc_is_qca9561() || soc_is_qca9563(); } void ath79_ddr_wb_flush(unsigned int reg); void ath79_ddr_set_pci_windows(void); extern void __iomem *ath79_pll_base; extern void __iomem *ath79_reset_base; static inline void ath79_pll_wr(unsigned reg, u32 val) { __raw_writel(val, ath79_pll_base + reg); } static inline u32 ath79_pll_rr(unsigned reg) { return __raw_readl(ath79_pll_base + reg); } static inline void ath79_reset_wr(unsigned reg, u32 val) { __raw_writel(val, ath79_reset_base + reg); (void) __raw_readl(ath79_reset_base + reg); /* flush */ } static inline u32 ath79_reset_rr(unsigned reg) { return __raw_readl(ath79_reset_base + reg); } void ath79_device_reset_set(u32 mask); void ath79_device_reset_clear(u32 mask); #endif /* __ASM_MACH_ATH79_H */