| Server IP : 172.67.216.182 / Your IP : 172.71.124.6 Web Server : Apache System : Linux krdc-ubuntu-s-2vcpu-4gb-amd-blr1-01.localdomain 5.15.0-142-generic #152-Ubuntu SMP Mon May 19 10:54:31 UTC 2025 x86_64 User : www ( 1000) PHP Version : 7.4.33 Disable Function : passthru,exec,system,putenv,chroot,chgrp,chown,shell_exec,popen,proc_open,pcntl_exec,ini_alter,ini_restore,dl,openlog,syslog,readlink,symlink,popepassthru,pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,imap_open,apache_setenv MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/src/linux-headers-5.15.0-142/include/dt-bindings/reset/ |
Upload File : |
/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)*/ /* * Copyright (c) 2021 MediaTek Inc. * Author: Christine Zhu <[email protected]> */ #ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8195 #define _DT_BINDINGS_RESET_CONTROLLER_MT8195 #define MT8195_TOPRGU_CONN_MCU_SW_RST 0 #define MT8195_TOPRGU_INFRA_GRST_SW_RST 1 #define MT8195_TOPRGU_APU_SW_RST 2 #define MT8195_TOPRGU_INFRA_AO_GRST_SW_RST 6 #define MT8195_TOPRGU_MMSYS_SW_RST 7 #define MT8195_TOPRGU_MFG_SW_RST 8 #define MT8195_TOPRGU_VENC_SW_RST 9 #define MT8195_TOPRGU_VDEC_SW_RST 10 #define MT8195_TOPRGU_IMG_SW_RST 11 #define MT8195_TOPRGU_APMIXEDSYS_SW_RST 13 #define MT8195_TOPRGU_AUDIO_SW_RST 14 #define MT8195_TOPRGU_CAMSYS_SW_RST 15 #define MT8195_TOPRGU_EDPTX_SW_RST 16 #define MT8195_TOPRGU_ADSPSYS_SW_RST 21 #define MT8195_TOPRGU_DPTX_SW_RST 22 #define MT8195_TOPRGU_SPMI_MST_SW_RST 23 #define MT8195_TOPRGU_SW_RST_NUM 16 #endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8195 */