| Server IP : 172.67.216.182 / Your IP : 162.158.170.93 Web Server : Apache System : Linux krdc-ubuntu-s-2vcpu-4gb-amd-blr1-01.localdomain 5.15.0-142-generic #152-Ubuntu SMP Mon May 19 10:54:31 UTC 2025 x86_64 User : www ( 1000) PHP Version : 7.4.33 Disable Function : passthru,exec,system,putenv,chroot,chgrp,chown,shell_exec,popen,proc_open,pcntl_exec,ini_alter,ini_restore,dl,openlog,syslog,readlink,symlink,popepassthru,pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,imap_open,apache_setenv MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/src/linux-headers-5.15.0-142/include/dt-bindings/reset/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 */ /* * This header provides constants for the reset controller * based peripheral powerdown requests on the STMicroelectronics * STiH407 SoC. */ #ifndef _DT_BINDINGS_RESET_CONTROLLER_STIH407 #define _DT_BINDINGS_RESET_CONTROLLER_STIH407 /* Powerdown requests control 0 */ #define STIH407_EMISS_POWERDOWN 0 #define STIH407_NAND_POWERDOWN 1 /* Synp GMAC PowerDown */ #define STIH407_ETH1_POWERDOWN 2 /* Powerdown requests control 1 */ #define STIH407_USB3_POWERDOWN 3 #define STIH407_USB2_PORT1_POWERDOWN 4 #define STIH407_USB2_PORT0_POWERDOWN 5 #define STIH407_PCIE1_POWERDOWN 6 #define STIH407_PCIE0_POWERDOWN 7 #define STIH407_SATA1_POWERDOWN 8 #define STIH407_SATA0_POWERDOWN 9 /* Reset defines */ #define STIH407_ETH1_SOFTRESET 0 #define STIH407_MMC1_SOFTRESET 1 #define STIH407_PICOPHY_SOFTRESET 2 #define STIH407_IRB_SOFTRESET 3 #define STIH407_PCIE0_SOFTRESET 4 #define STIH407_PCIE1_SOFTRESET 5 #define STIH407_SATA0_SOFTRESET 6 #define STIH407_SATA1_SOFTRESET 7 #define STIH407_MIPHY0_SOFTRESET 8 #define STIH407_MIPHY1_SOFTRESET 9 #define STIH407_MIPHY2_SOFTRESET 10 #define STIH407_SATA0_PWR_SOFTRESET 11 #define STIH407_SATA1_PWR_SOFTRESET 12 #define STIH407_DELTA_SOFTRESET 13 #define STIH407_BLITTER_SOFTRESET 14 #define STIH407_HDTVOUT_SOFTRESET 15 #define STIH407_HDQVDP_SOFTRESET 16 #define STIH407_VDP_AUX_SOFTRESET 17 #define STIH407_COMPO_SOFTRESET 18 #define STIH407_HDMI_TX_PHY_SOFTRESET 19 #define STIH407_JPEG_DEC_SOFTRESET 20 #define STIH407_VP8_DEC_SOFTRESET 21 #define STIH407_GPU_SOFTRESET 22 #define STIH407_HVA_SOFTRESET 23 #define STIH407_ERAM_HVA_SOFTRESET 24 #define STIH407_LPM_SOFTRESET 25 #define STIH407_KEYSCAN_SOFTRESET 26 #define STIH407_USB2_PORT0_SOFTRESET 27 #define STIH407_USB2_PORT1_SOFTRESET 28 #define STIH407_ST231_AUD_SOFTRESET 29 #define STIH407_ST231_DMU_SOFTRESET 30 #define STIH407_ST231_GP0_SOFTRESET 31 #define STIH407_ST231_GP1_SOFTRESET 32 /* Picophy reset defines */ #define STIH407_PICOPHY0_RESET 0 #define STIH407_PICOPHY1_RESET 1 #define STIH407_PICOPHY2_RESET 2 #endif /* _DT_BINDINGS_RESET_CONTROLLER_STIH407 */