| Server IP : 172.67.216.182 / Your IP : 172.71.124.233 Web Server : Apache System : Linux krdc-ubuntu-s-2vcpu-4gb-amd-blr1-01.localdomain 5.15.0-142-generic #152-Ubuntu SMP Mon May 19 10:54:31 UTC 2025 x86_64 User : www ( 1000) PHP Version : 7.4.33 Disable Function : passthru,exec,system,putenv,chroot,chgrp,chown,shell_exec,popen,proc_open,pcntl_exec,ini_alter,ini_restore,dl,openlog,syslog,readlink,symlink,popepassthru,pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,imap_open,apache_setenv MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/src/linux-headers-5.15.0-142/include/linux/mfd/syscon/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0+ */ /* * Copyright (C) 2005 Ivan Kokshaysky * Copyright (C) SAN People * * System Timer (ST) - System peripherals registers. * Based on AT91RM9200 datasheet revision E. */ #ifndef _LINUX_MFD_SYSCON_ATMEL_ST_H #define _LINUX_MFD_SYSCON_ATMEL_ST_H #include <linux/bitops.h> #define AT91_ST_CR 0x00 /* Control Register */ #define AT91_ST_WDRST BIT(0) /* Watchdog Timer Restart */ #define AT91_ST_PIMR 0x04 /* Period Interval Mode Register */ #define AT91_ST_PIV 0xffff /* Period Interval Value */ #define AT91_ST_WDMR 0x08 /* Watchdog Mode Register */ #define AT91_ST_WDV 0xffff /* Watchdog Counter Value */ #define AT91_ST_RSTEN BIT(16) /* Reset Enable */ #define AT91_ST_EXTEN BIT(17) /* External Signal Assertion Enable */ #define AT91_ST_RTMR 0x0c /* Real-time Mode Register */ #define AT91_ST_RTPRES 0xffff /* Real-time Prescalar Value */ #define AT91_ST_SR 0x10 /* Status Register */ #define AT91_ST_PITS BIT(0) /* Period Interval Timer Status */ #define AT91_ST_WDOVF BIT(1) /* Watchdog Overflow */ #define AT91_ST_RTTINC BIT(2) /* Real-time Timer Increment */ #define AT91_ST_ALMS BIT(3) /* Alarm Status */ #define AT91_ST_IER 0x14 /* Interrupt Enable Register */ #define AT91_ST_IDR 0x18 /* Interrupt Disable Register */ #define AT91_ST_IMR 0x1c /* Interrupt Mask Register */ #define AT91_ST_RTAR 0x20 /* Real-time Alarm Register */ #define AT91_ST_ALMV 0xfffff /* Alarm Value */ #define AT91_ST_CRTR 0x24 /* Current Real-time Register */ #define AT91_ST_CRTV 0xfffff /* Current Real-Time Value */ #endif /* _LINUX_MFD_SYSCON_ATMEL_ST_H */